Article Dans Une Revue IEEE Transactions on Dependable and Secure Computing Année : 2024

A Study in Specification and Hardware Runtime Verification of Critical Embedded Software

Résumé

We evaluate HARVEST (Hardware Accelerated Runtime Verification for Embedded SofTware), a runtime error detection mechanism for embedded software running on standard SoPC architectures, i.e., one (or more) processor(s) and an FPGA on a single chip. The program under monitoring runs on the processor(s), while a trace analysis module running on the FPGA detects errors in its execution. The hardware implementation of trace analysis minimizes performance impact and achieves a very low error reporting latency (a few processor cycles). In this article, we evaluate the suitability of using HARVEST to detect errors resulting from transient physical faults. We explain how HARVEST is used to monitor a complex software component (Trampoline RTOS) on a commercially available hardware platform (Microchip SmartFusion2). We measure the overhead of the resulting instrumentation on system resources. We then evaluate its performance in detecting silent data corruptions, based on a systematic simulation of bit flips at the instruction set architecture level. We report a detection rate of up to 90.2% for a fairly low system resource overhead, suggesting an interesting trade-off for designers of highly constrained critical systems.
Fichier principal
Vignette du fichier
tdsc24_hal.pdf (1.37 Mo) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-04891957 , version 1 (17-01-2025)

Identifiants

Citer

Dimitry Solet, Jean-Luc Béchennec, Mikaël Briday, Sébastien Faucou, Sébastien Pillement. A Study in Specification and Hardware Runtime Verification of Critical Embedded Software. IEEE Transactions on Dependable and Secure Computing, 2024, pp.1-12. ⟨10.1109/tdsc.2024.3484015⟩. ⟨hal-04891957⟩
0 Consultations
0 Téléchargements

Altmetric

Partager

More