First analysis and protection of the micro-architecture of a RISC-V core - Université de Rennes Accéder directement au contenu
Poster De Conférence Année : 2023

First analysis and protection of the micro-architecture of a RISC-V core

Résumé

Since the development of side-channel attacks tar- geting the micro-architecture of modern processors, like Spectre [3] and Meltdown [4], manufacturers and designers are working to alleviate hardware vulnerabilities. In the process of developing solutions for protection at the micro-architectural level, we present the SEC-V project. The originality of the project lies in a dynamic approach based on the addition of a micro-decoding unit and micro-architectural modifications to secure a RISC-V core.
Fichier principal
Vignette du fichier
2023_GDR_SoC2_Pottier_IETR(poster).pdf (600.96 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-04104031 , version 1 (06-06-2023)

Identifiants

  • HAL Id : hal-04104031 , version 1

Citer

Juliette Pottier, Maria Mendez Real, Sébastien Pillement. First analysis and protection of the micro-architecture of a RISC-V core. Journée Nationale GDR SoC2, Jun 2023, Lyon, France. . ⟨hal-04104031⟩
46 Consultations
24 Téléchargements

Partager

Gmail Facebook X LinkedIn More