Feasibility Study and Porting of the Damped Least Square Algorithm on FPGA - Université de Rennes Accéder directement au contenu
Article Dans Une Revue IEEE Access Année : 2020

Feasibility Study and Porting of the Damped Least Square Algorithm on FPGA

Résumé

Modern embedded computing platforms used within Cyber-Physical Systems (CPS) are nowadays leveraging more and more often on heterogeneous computing substrates, such as newest Field Programmable Gate Array (FPGA) devices. Compared to general purpose platforms, which have a fixed datapath, FPGAs provide designers the possibility of customizing part of the computing infrastructure, to better shape the execution on the application needs/features, and offer high efficiency in terms of timing and power performance, while naturally featuring parallelism. In the context of FPGA-based CPSs, this article has a two fold mission. On the one hand, it presents an analysis of the Damped Least Square (DLS) algorithm for a perspective hardware implementation. On the other hand, it describes the implementation of a robotic arm controller based on the DLS to numerically solve Inverse Kinematics problems over a heterogeneous FPGA. Assessments involve a Trossen Robotics WidowX robotic arm controlled by a Digilent ZedBoard provided with a Xilinx Zynq FPGA that computes the Inverse Kinematic.
Fichier principal
Vignette du fichier
Sau-2020-Feasibility Study and Porting of the Damped.pdf (1.33 Mo) Télécharger le fichier
Origine : Fichiers éditeurs autorisés sur une archive ouverte

Dates et versions

hal-03003042 , version 1 (28-05-2021)

Licence

Paternité

Identifiants

Citer

Carlo Sau, Tiziana Fanni, Claudio Rubattu, Luca Fanni, Luigi Raffo, et al.. Feasibility Study and Porting of the Damped Least Square Algorithm on FPGA. IEEE Access, 2020, 8, pp.175483-175500. ⟨10.1109/ACCESS.2020.3025367⟩. ⟨hal-03003042⟩
27 Consultations
59 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More