What You Simulate Is What You Synthesize: Designing a Processor Core from C++ Specifications - Université de Rennes
Conference Papers Year : 2019

What You Simulate Is What You Synthesize: Designing a Processor Core from C++ Specifications

Domains

Hardware Architecture [cs.AR]
Fichier principal
Vignette du fichier
comet_hal.pdf (337.79 Ko) Télécharger le fichier
Origin Files produced by the author(s)

Simon Rokicki  : Connect in order to contact the contributor

https://hal.science/hal-02303453

Submitted on : Wednesday, October 2, 2019-12:16:31 PM

Last modification on : Thursday, January 18, 2024-4:18:59 PM

Download

Dates and versions

hal-02303453 , version 1 (02-10-2019)

Identifiers

  • HAL Id : hal-02303453 , version 1

Cite

Simon Rokicki, Davide Pala, Joseph Paturel, Olivier Sentieys. What You Simulate Is What You Synthesize: Designing a Processor Core from C++ Specifications. ICCAD 2019 - 38th IEEE/ACM International Conference on Computer-Aided Design, Nov 2019, Westminster, CO, United States. pp.1-8. ⟨hal-02303453⟩

Export

BibTeX XML-TEI Dublin Core DC Terms EndNote DataCite

Collections

UNIV-RENNES1 CNRS INRIA INSA-RENNES IRISA ENS-RENNES CENTRALESUPELEC INRIA2 UR1-MATH-STIC UR1-UFR-ISTIC UNIV-RENNES UR1-MATH-NUM
795 View
3191 Download

Share

More