EXPLOITING PARTIALLY RECONFIGURABLE FPGA FOR PERFORMANCE ADJUSTMENT IN THE RVC FRAMEWORK - Université de Rennes Accéder directement au contenu
Communication Dans Un Congrès Année : 2012

EXPLOITING PARTIALLY RECONFIGURABLE FPGA FOR PERFORMANCE ADJUSTMENT IN THE RVC FRAMEWORK

Résumé

In this paper, we present a method to implement a specific algorithm using the RVC framework and the dynamic partial reconfiguration (DPR). The DPR is a technique allowing to replace modules in a design at run-time. While, the RVC framework is based on the use a specific language for writing dataflow models called RVC-CAL. The studied algorithm is a Hadamard transform. Several dataflow models of the Hadamard transform can be used in the design process in order to favor speed or power consumption. We show the steps required to implement and switch between two dataflow models (a sequential model and a pipelined model) of the Hadamard transform. Our design allows to user to choose one of two architectures according her requirements of low power and high speed.
Fichier principal
Vignette du fichier
2012_IDT_Hentati.pdf (177.7 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00763871 , version 1 (11-12-2012)

Identifiants

  • HAL Id : hal-00763871 , version 1

Citer

Manel Hentati, Yassine Aoudni, Jean François Nezan, Mohamed Abid. EXPLOITING PARTIALLY RECONFIGURABLE FPGA FOR PERFORMANCE ADJUSTMENT IN THE RVC FRAMEWORK. 7TH IEEE INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), Dec 2012, Doha, Qatar. pp.NC. ⟨hal-00763871⟩
498 Consultations
144 Téléchargements

Partager

Gmail Facebook X LinkedIn More