AVSynDEx Methodology For Fast Prototyping of Multi-C6x DSP Architectures - Université de Rennes Accéder directement au contenu
Communication Dans Un Congrès Année : 2002

AVSynDEx Methodology For Fast Prototyping of Multi-C6x DSP Architectures

Résumé

This paper presents AVSynDEx (concatenation of AVS+SynDEx), a rapid prototyping process aiming to the implementation of digital signal processing applications on parallel architectures. It is based on the use of available and efficient CAD tools established along the design process so that most of the implementation tasks become self-running. One main advantage is that only a signal-processing con-tributor is needed, all the other specialized manual tasks being transparent in this prototyping methodology, hereby reducing the implementation time. We have developed executive kernel for the C6X DSP family, in order to automatically generate a distributed and optimized static executive of the specified algorithm onto those new generation processors. We demonstrate here the efficiency of our methodology with the develop-ment of a LAR image coding application and its multi-C6x DSP implementation.
Fichier non déposé

Dates et versions

hal-00124996 , version 1 (17-01-2007)

Identifiants

  • HAL Id : hal-00124996 , version 1

Citer

Jean François Nezan, Virginie Fresse, Olivier Déforges, Mickael Raulet. AVSynDEx Methodology For Fast Prototyping of Multi-C6x DSP Architectures. 2002, pp.NC. ⟨hal-00124996⟩
74 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More