index - Equipe Secure and Safe Hardware

 

Dernières publications

Mots clés

STT-MRAM Side-channel attacks Fault injection DRAM Side-channel attacks SCA Estimation Side-channel attack CPA Reliability Security and privacy Hardware security Lightweight cryptography Confusion coefficient Side-Channel Attacks Internet of Things Formal methods ASIC Power demand Mutual Information Analysis MIA Asynchronous Loop PUF Writing Masking Differential power analysis DPA Magnetic tunneling Elliptic curve cryptography FPGA Security services Differential Power Analysis DPA Defect modeling OCaml Computational modeling Convolution GSM Switches MRAM Signal processing algorithms 3G mobile communication Field programmable gate arrays Fault injection attack Information leakage Neural networks Memory Controller FDSOI SCA Coq Protocols RSA Power-constant logic Application-specific VLSI designs Fault attacks Routing Dynamic range Electromagnetic Resistance EMFI Masking countermeasure Spin transfer torque Cryptography Random access memory Hardware AES Logic gates Temperature sensors SoC CRT Intrusion detection Costs Authentication Process variation Aging Receivers Reverse engineering Magnetic tunnel junction Simulation Side-Channel Analysis SCA Circuit faults Dual-rail with Precharge Logic DPL Security Voltage Side-Channel Analysis Sensors Filtering Countermeasure Reverse-engineering PUF Side-channel analysis Image processing Transistors Training TRNG Field Programmable Gates Array FPGA Randomness Energy consumption Robustness Countermeasures Formal proof Gem5 Linearity Machine learning

 

Documents avec texte intégral

217

Références bibliographiques

433

Open access

42 %

Collaborations